Method and apparatus for bipolar memory write-verify

ABSTRACT

An advantageous write verify operation for bipolar memory devices is disclosed. The verify operation is performed under the same bias conditions as the write operation. Thus, the verify operation reduces disturb conditions caused when verify operation is performed in opposite bias to write operation. The advantageous write verify operation may be performed with control logic on source and bit lines. In another embodiment, the advantageous write operation is performed with mux coupled to control logic. The mux determines whether verify (0) or verify (1) operation should be performed based on data in a program latch. Moreover, the mux may select bias conditions for read operations based on a register bit. Trim circuits optionally provide guard banding and modify reference voltages for verify operations performed in opposite polarity to normal read operation.

CROSS-REFERENCE TO RELATED APPLICATION

The present application is a Continuation of, claims the benefit of and priority to U.S. application Ser. No. 15/174,482, filed Jun. 6, 2016, entitled “METHODS AND APPARATUS FOR BIPOLAR MEMORY WRITE-VERIFY” and hereby incorporated by reference in its entirety, which claims priority from U.S. Provisional Application Application No. 62/205,178, filed Aug. 14, 2015. Priority to this provisional application is expressly claimed, and the disclosure of the provisional application is hereby incorporated herein by reference in its entirety.

FIELD

The present patent document relates generally to random access memory (RAM). More particularly, the present patent document relates to write-verify operations in RAM comprising bipolar memory elements. The methods and devices described herein are particularly useful in spin-transfer torque magnetic memory (STT-MRAM) devices.

BACKGROUND

Magnetoresistive random-access memory (“MRAM”) is a non-volatile memory technology that stores data through magnetic storage elements. These elements are two ferromagnetic plates or electrodes that can hold a magnetic field and are separated by a non-magnetic material, such as a non-magnetic metal or insulator. This structure is known as a magnetic tunnel junction (“MTJ”). In general, one of the plates has its magnetization pinned (i.e., a “reference layer”), meaning that this layer has a higher coercivity than the other layer and requires a larger magnetic field or spin-polarized current to change the orientation of its magnetization. The second plate is typically referred to as the free layer and its magnetization direction can be changed by a smaller magnetic field or spin-polarized current relative to the reference layer.

MRAM devices store information by changing the orientation of the magnetization of the free layer. In particular, based on whether the free layer is in a parallel or anti-parallel alignment relative to the reference layer, either a “1” or a “0” can be stored in each MRAM cell. Due to the spin-polarized electron tunneling effect, the electrical resistance of the cell change due to the orientation of the magnetic fields of the two layers. The cell's resistance will be different for the parallel and anti-parallel states and thus the cell's resistance can be used to distinguish between a “1” and a “0”. One important feature of MRAM devices is that they are non-volatile memory devices, since they maintain the information even when the power is off. The two plates can be sub-micron in lateral size and the magnetization direction can still be stable with respect to thermal fluctuations.

MRAM devices are considered as the next generation structures for a wide range of memory applications. MRAM products based on spin torque transfer switching are already making its way into large data storage devices. Spin transfer torque magnetic random access memory (“STT-MRAM”) or spin transfer switching, uses spin-aligned (“polarized”) electrons to change the magnetization orientation of the free layer in the magnetic tunnel junction. In general, electrons possess a spin, a quantized number of angular momentum intrinsic to the electron. An electrical current is generally unpolarized, i.e., it consists of 50% spin up and 50% spin down electrons. Passing a current though a magnetic layer polarizes electrons with the spin orientation corresponding to the magnetization direction of the magnetic layer (i.e., polarizer), thus produces a spin-polarized current. If a spin-polarized current is passed to the magnetic region of a free layer in the magnetic tunnel junction device, the electrons will transfer a portion of their spin-angular momentum to the magnetization layer to produce a torque on the magnetization of the free layer. Thus, this spin transfer torque can switch the magnetization of the free layer, which, in effect, writes either a “1” or a “0” based on whether the free layer is in the parallel or anti-parallel states relative to the reference layer.

STT-MRAM devices belong to a class of devices relying on bipolar memory elements. Bipolar memory elements use currents to “write” data to a memory element. Depending on the direction of current flow, a logic high (1) or logic low (0) bit may be written to the memory element. Such bipolar memory devices may include MRAM, resistive random-access memory (RRAM), phase-change memory (PCM), among others. For example, RRAM devices may utilize memristors as a memory element. Current flowing in one direction may be used to write a logic (1) to the memristor. Current flowing in the opposite direction may be used to write a logic (0) to the memristor.

A typical MRAM device with a polarizer layer and an MTJ is shown in FIG. 1. FIG. 1 illustrates perpendicular magnetic tunnel junction (“MTJ”) stack 100 for a conventional STT-MRAM device. As shown, stack 100 includes one or more seed layers 110 provided at the bottom of stack 100 to initiate a desired crystalline growth in the above-deposited layers. Furthermore, MTJ 130 is deposited on top of SAF layer 120. MTJ 130 includes reference layer 132, which is a magnetic layer, a non-magnetic tunneling barrier layer (i.e., the insulator) 134, and the free layer 136, which is also a magnetic layer. It should be understood that reference layer 132 is actually part of SAF layer 120, but forms one of the ferromagnetic plates of MTJ 130 when the non-magnetic tunneling barrier layer 134 and free layer 136 are formed on reference layer 132. As shown in FIG. 1, magnetic reference layer 132 has a magnetization direction perpendicular to its plane. As also seen in FIG. 1, free layer 136 also has a magnetization direction perpendicular to its plane, but its direction can vary by 180 degrees.

The first magnetic layer 114 in the SAF layer 120 is disposed over seed layer 110. SAF layer 120 also has a antiferromagnetic coupling layer 116 disposed over the first magnetic layer 114. Furthermore, a nonmagnetic spacer 140 is disposed on top of MTJ 130 and an optional polarizer 150 is disposed on top of the nonmagnetic spacer 140. Polarizer 150 is a magnetic layer that in an embodiment has a magnetic direction in its plane, but is perpendicular to the magnetic direction of the reference layer 132 and free layer 136. Polarizer 150 is provided to polarize a current of electrons (“spin-aligned electrons”) applied to MTJ structure 100. Note that in other embodiments, polarizer 150, if present, can also have a magnetic direction perpendicular to its plane, just as the reference layer 132 and free layer 136. Further, one or more capping layers 160 can be provided on top of polarizer 150 to protect the layers below on MTJ stack 100. Finally, a hard mask 170 is deposited over capping layers 160 and is provided to pattern the underlying layers of the MTJ structure 100, using a reactive ion etch (RIE) process.

The resistance of the magnetic memory device is sensitive to the relative orientation of the magnetization vector of the free magnetic layer and the magnetization vector of the reference layer. The resistance of the magnetic memory device is highest when the magnetization vectors of the free magnetic layer and the reference layer, respectively, are in anti-parallel alignment. The resistance of the magnetic device is lowest when the magnetization vectors of the layers free magnetic layer and the reference layer, respectively, are in parallel alignment. Thus, a resistance measurement or its equivalent can determine the orientation of the magnetization vector of the free magnetic layer.

In an MRAM memory write operation, a verify operation can be used to check if a write operation has completed successfully and that the correct data has been written. Typically, a verify operation is performed in a similar fashion to a read operation. For example, a read could be implemented with a bias condition where the bit line is driven to a high potential, while the source line is driven to a low potential to generate current across the MTJ so that the resistance measurement can be made. A verify operation may also be implemented in other bipolar memory elements including RRAM and PCM among others.

In these devices, data is stored in program latches during both write and verify operations. Data stored in the latches (write buffer) determines the voltage condition on bit lines during write operations. In write operations, bit line and source line bias are dependent on the data stored. For example, if the data to be written is logic zero (0), the bit line can be driven high while the source line is driven low. If the data to be written is logic one (1), the opposite bias condition would need to exist in order to reverse the polarity of current flow across the MTJ. In this case for writing logic one (1), the source line would be driven high while the bit line would be driven low.

During either read or verify operations, the bit line is usually at a high voltage (but at a lower voltage than during a write operation) while the source line is at a low voltage, generally close to zero volts. Normally, a write verify operation can be implemented in a similar manner to a read operation. However, the operation presented above can result in what is known as a disturb condition, which occurs when a verify operation is performed after a write logic one (1) operation. In this case, the memory bit is written with the source being driven to a high voltage while the bit line is driven to a low voltage. Thus, during a verify operation, the data would be read with the opposite polarity of the bit line and source line than would normally be done during a read operation. Prior circuitry used for write, read, and verify operations is shown in FIGS. 2A and 2B.

FIG. 2A shows operation of exemplary bipolar memory device 200, in this case, an MRAM device, during write (0), verify, and read operations. Bipolar memory device 200 includes memory cell 202 coupled to source line 208 and bit line 210. Memory cell 202 comprises MTJ 204 and select transistor 206. Select transistor is further coupled to word line 212. MTJ 204 is coupled to bit line 210 and select transistor 206 is coupled to source line 208. One of ordinary skill in the art will understand that the opposite configuration is also possible. That is MTJ 204 could be coupled to source line 208 and select transistor 206 could be coupled to bit line 210.

During write (0), verify, and read operations, voltage node 214 on source line is driven low while voltage node 216 on bit line is driven high. The opposite bias conditions may also be applied for write (0), verify, and read operations and are dependent simply on naming convention for write (0). The reader will also appreciate that verify and read operations occur with the same bias conditions. Voltage node 214 may be driven to ground or otherwise held close to 0V. Voltage node 216 may be driven to a positive voltage. Voltage node 216 is driven to for example, 1.0 V for verify operations; 1.2 V for read operations; and a higher voltage for write operations. Voltage is applied to word line 212 to activate select transistor 206 to allow current i to flow between bit line and source line.

During write (0) operation, the voltage differential across memory cell 202 causes current i to flow. Current i causes the magnetization of free layer of MTJ 204 to align, or become parallel, with the reference layer of MTJ 204. During verify and read operation, the current i is not sufficient to alter the state of free layer and the bit stored in MTJ 204 may be ascertained.

FIG. 2B shows operation of exemplary bipolar memory device 250, in this example, an MRAM device, during write (1) operation. Bipolar memory device 250 includes memory cell 252 coupled to source line 258 and bit line 260. Memory cell 252 comprises MTJ 254 and select transistor 256. Select transistor is further coupled to word line 262. MTJ 254 is coupled to bit line 260 and select transistor 256 is coupled to source line 258. One or ordinary skill in the art will understand that the opposite configuration is also possible. That is MTJ 254 could be coupled to source line 258 and select transistor 256 could be coupled to bit line 260.

Bipolar memory device 250 of FIG. 2B is identical to bipolar memory device 200 of FIG. 2A except that polarity of voltages on source and bit lines are flipped. Thus, voltage node 264 on source line 258 is driven high and voltage node 266 bit line 260 is driven low. Voltage node 264 may also be at a slightly higher voltage for write (1) operation than corresponding voltage on the bit line during write (0) operation. This is because the voltage drop across select transistor 256 is higher in this configuration. Moreover, voltage on word line 262 is chosen to enable current flow. This opposite bias conditions causes current i to flow in the opposite direction from bipolar memory device 200 of FIG. 2A. This results in write (1) operation.

However, performing a write (1) operation as shown in FIG. 2B and then verify operation as shown in FIG. 2A results in disturb condition. This is because opposite bias voltages are applied to source and bit lines for write (1) and verify operations.

Thus, advantageous write-verify operation is necessary to reduce disturb conditions when verifying data bits in bipolar memory devices.

SUMMARY

Exemplary embodiments of the present disclosure are directed to advantageous write verify operations in bipolar memory devices. Moreover, the present disclosure discloses a beneficial read operation.

An advantageous write verify operation for bipolar memory devices is disclosed. The verify operation is performed under the same bias conditions as the write operation. Thus, the verify operation reduces disturb conditions caused when verify operation is performed in opposite bias to write operation.

In one embodiment, the method comprises writing a data bit into a memory cell. The memory cell comprises a bipolar memory element and a select transistor. The memory cell is coupled between a bit line and a source line. The write operation is performed by applying a first voltage across the source line and bit line to supply a first current to write the data bit into the memory cell. The first voltage differential may comprise a first polarity if a logic high is to be written to the memory cell. The first voltage differential may be a second polarity if a logic low is to be written to the memory cell.

The method may further comprise verifying the data bit written to the memory cell by applying a second voltage across the memory cell. The second voltage differential may be the first polarity if a logic high was written. Likewise, the second voltage differential may be the second polarity if a logic low was written.

In an embodiment, the first voltage differential may be applied using a first bias circuit couple to the source line and a second bias circuit coupled to the bit line. In an embodiment, the second voltage differential may likewise be applied with a first bias circuit coupled to the source line and a second bias circuit coupled to the bit line. In another embodiment, the verify operation may detect a logic level corresponding to the data bit in the bipolar memory element using a sense amplifier coupled to the source line. In another embodiment, the verify operation may detect a logic level corresponding to the data bit in the bipolar memory element using a sense amplifier coupled to the bit line. In another embodiment, the second voltage differential may applied by trimming a voltage applied when applying the second voltage differential. The second voltage differential being of opposite polarity to a voltage differential applied during a read operation.

In another embodiment, bias circuits coupled to a mux may apply the first voltage differential. The mux may be coupled to the source line and the bit line. The mux may select whether to drive the voltage high on the source line or the bit line based on data in a program latch. In another embodiment, bias circuits coupled to a mux may apply the second voltage differential. The mux may be coupled to the source line and the bit line. The mux may select whether to drive the voltage high on the source line or the bit line based on data in a program latch.

In another embodiment, an advantageous read operation is disclosed. The read operation may comprise reading a data bit written into the memory cell by applying a second voltage differential. The read operation may be performed by selecting whether to drive the source line or the bit line high based on a register bit in a mux coupled to the source line and the bit line. In an embodiment, the source line is selected to be driven high to perform the read operation. In another embodiment, the bit line is selected to be driven high to perform the read operation.

In embodiments, the bipolar memory element may comprise a magnetic tunnel junction, a perpendicular magnetic tunnel junction, a memristor, or chalcogenide glass.

The advantageous write verify operation may be performed with control logic on source and bit lines. In another embodiment, the advantageous write operation is performed with a multiplexer (mux) coupled to control logic. The mux determines whether verify (0) or verify (1) operation should be performed based on data in a program latch. Moreover, the mux may select bias conditions for read operations based on a register bit. Trim circuits optionally provide guard banding and modify reference voltages for verify operations performed in opposite polarity to normal read operation.

The present disclosure performs a verify operation for a bipolar memory device under the same bias conditions as a write operation. Thus, if a write (0) operation is performed with bit line high and source line low, the verify (0) operation is also performed with bit line high and source line low. Likewise, if a write (1) operation is performed with bit line low and source line high, the verify (1) operation may be also performed with bit line low and source line high. This is different compared to past verify operations that were performed under one bias condition, for example, with bit line high and source line low. If that was the case, the verify (1) operation was performed in opposite bias to the write (1) operation which resulted in a disturb condition.

Moreover, the present disclosure performs the verify operations utilizing several exemplary bipolar memory devices. In one embodiment, control of logic levels place on the source and bit lines can be implemented by coupling one or more bias circuits to each of the source and bit lines, respectively. In an alternative embodiment, the control of the logic levels placed on the source and bit lines can be implemented with bias circuits coupled to a mux. In an alternative embodiment, the bias circuits may be themselves be integrated into the sense amplifier.

In an embodiment, trimming circuits compensate for the fact that verify (1) operation, for example, is performed in opposite bias condition to a read operation. Because voltage drop across the transistor may be different depending upon the read/verify bias, trimming circuits may adjust the voltage as needed.

Because verify operations are performed similar to read operation, in an embodiment, the mux may select the direction of read operation based on a register bit. If read operation should be performed in verify (0) direction a register bit can determine that source line should be driven low while bit line should be driven high. If read operation should be performed in verify (1) direction a register bit can determine that source line should be driven high while bit line should be driven high.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included as part of the present specification, illustrate the presently preferred embodiments and together with the general description given above and the detailed description of the preferred embodiments given below serve to explain and teach the principles described herein.

FIG. 1 shows exemplary perpendicular magnetic tunnel junction stack (MTJ) 100.

FIG. 2A shows operation of exemplary bipolar memory device 200 during write (0), read, and verify operation.

FIG. 2B shows operation of exemplary bipolar memory device 250 during write (1) operation.

FIG. 3A shows operation of exemplary bipolar memory device 300 during write (0), read, and verify (0) operation.

FIG. 3B shows operation of exemplary bipolar memory device 350 during write (1) and verify (1) operation.

FIG. 4 shows exemplary bipolar memory device 400 having control logic.

FIG. 5 shows alternate embodiment for exemplary bipolar memory device 500 having control logic and mux.

DETAILED DESCRIPTION

The following description is presented to enable any person skilled in the art to create and use a bipolar memory devices with an advantageous write verify operation. Each of the features and teachings disclosed herein can be utilized separately or in conjunction with other features to implement the disclosed apparatus and method. Representative examples utilizing many of these additional features and teachings, both separately and in combination, are described in further detail with reference to the attached drawings. This detailed description is merely intended to teach a person of skill in the art further details for practicing preferred aspects of the present teachings and is not intended to limit the scope of the claims. Therefore, combinations of features disclosed in the following detailed description may not be necessary to practice the teachings in the broadest sense, and are instead taught merely to describe particularly representative examples of the present teachings.

In the following description, for purposes of explanation only, specific nomenclature is set forth to provide a thorough understanding of the present teachings. However, it will be apparent to one skilled in the art that these specific details are not required to practice the present teachings. The features and advantages of the present disclosure are taught through exemplary STT-MRAM devices. However, one of ordinary skill in the art will understand that the teachings of the present disclosure apply to other bipolar memory elements including MRAM, RRAM, PCM, and RAM using other bipolar memory elements.

FIGS. 3A and 3B show bipolar memory devices 300 and 350 utilizing the advantageous write verify operation of the present disclosure. Note that FIGS. 3A-3B, 4 and 5 shown an in-plane MTJ where the magnetic direction of the free and reference layers are in the plane of the layers). The embodiments described herein are equally applicable to perpendicular MTJs (where the magnetic direction of the free and reference layers are out of the plane of the layers). The present disclosure enables a verify operation to occur in the same bias condition as a write operation. Thus, verify (0) occurs using the same bias conditions as write (0). Verify (1) likewise occurs in the same bias conditions as write (1). Bias conditions refer to the polarity of the voltage across a bipolar memory element rather than the value of the voltage. As will be explained in greater detail in the present disclosure, the absolute value of the voltage conditions may be different for write, verify and read operations.

Since data is known during a verify operation, a verify operation can be implemented with the same operational polarity as during the write operation. Doing so avoids disturb issues since the current flow is in the same direction for both write and verify operations. As is the case with a write operation, during a verify operation, the data (e.g., logic low (0) or logic high (1)) stored in the write latch/buffer will determine the bias condition (e.g., low voltage or high voltage on the source line and bit line). Note that the write latch/buffer is disposed adjacent to the memory array. There may or may not be decoding between the memory array and the write/latch buffer to reduce the total number of required write/latch buffers. In an alternative embodiment, write latch/buffer may be combined with the Sense Amplifier Block.

FIG. 3A shows operation of exemplary bipolar memory device 300 during write (0), verify (0), and read operations. Bipolar memory device 300 includes memory cell 302 coupled to source line 308 and bit line 310. Memory cell 302 comprises MTJ 304 and select transistor 306. Select transistor is further coupled to word line 312. MTJ 304 is coupled to bit line 310 and select transistor 306 is coupled to source line 308. One or ordinary skill in the art will understand that the opposite configuration is also possible. That is MTJ 304 could be coupled to source line 308 and select transistor 306 could be coupled to bit line 310.

During write (0), verify (0), and read operations, voltage node 314 on source line 308 is driven low while voltage node 316 on bit line 310 is driven high. The opposite bias conditions may also be applied for write (0), verify (0), and read operations and are dependent simply on naming convention for write (0). Voltage node 314 may be driven to ground or otherwise held close to 0V. Voltage node 316 may be driven to a positive voltage. Voltage node 316 is driven to, for example, 1.0 V for verify operations; 1.2 V for read operations; and a higher voltage for write operations. Note that verify operations are typically more stringent than read operations. This is to ensure that future read operations occur correctly. Thus, verify and read operations could also be completed at the same voltage, for example, 1.2 V. However, voltage for verify operation could be applied for less time, for example 18 ns, than is applied for read operations, for example, 20 ns. Alternatively read and verify could be performed at same voltage and timing, using different reference voltages for the two operations. Voltage is applied to word line 312 to activate select transistor 306 to allow current i to flow between bit line and source line.

Consistent with operation of exemplary bipolar memory device 350, during write (0) operation, current i causes the magnetization of free layer of MTJ 304 to align, or become parallel, with the reference layer of MTJ 304. One of ordinary skill in the art will understand that in other embodiments, current i could cause free layer of MTJ 304 to become anti-parallel with reference layer which would result in write (1) or (0) operation depending on naming conventions. During read operation, the current i is not sufficient to alter the state of free layer and the bit stored in MTJ 304 may be ascertained. Typically, verify voltage applied to voltage node 316 is lower than the voltage for read operation to ensure that future read operations are accurate. However, this may not necessarily be the case and verify voltage could be at the same voltage value as read voltage, but simply applied for a shorter time as discussed above.

In summary, when a logic low (0) is written, a high voltage will also be placed on the bit line and a low voltage will be placed on the source line. During the verify operation for this write operation, a high voltage will also be placed on the bit line while a low voltage will be placed on the source line.

FIG. 3B shows operation of exemplary bipolar memory device 350 during write (1) and verify (1) operations. Bipolar memory device 350 includes memory cell 352 coupled to source line 358 and bit line 360. Memory cell 352 comprises MTJ 354 and select transistor 356. Select transistor is further coupled to word line 362. MTJ 354 is coupled to bit line 360 and select transistor 306 is coupled to source line 308. One or ordinary skill in the art will understand that the opposite configuration is also possible. That is MTJ 354 could be coupled to source line 358 and select transistor 356 could be coupled to bit line 360.

Bipolar memory device 350 of FIG. 3B is identical to bipolar memory device 300 of FIG. 3A except that polarity of voltages of source and bit lines are flipped. Thus, voltage node 364 on source line 358 is driven high and voltage node 366 bit line 360 is driven low. Voltage node 364 may also be at a slightly higher voltage for write (1) operation than corresponding voltage on the bit line during write (0) operation. This is because of the voltage drop caused by select transistor 356. Voltage drop may also occur due to parasitic losses caused if bit line and source line were perpendicular (rather than parallel as shown in FIGS. 3A and 3B). Moreover, voltage across select transistor 362 is altered to enable current to flow. This opposite bias conditions causes current i to flow in the opposite direction from bipolar memory device 300 of FIG. 3A. This results in write (1) operation. Consistent with operation of exemplary bipolar memory device 350, during write (1) operation, current i causes the magnetization of free layer of MTJ 354 to become anti-parallel, with the reference layer of MTJ 304. One of ordinary skill in the art will understand that in other embodiments, current i could cause free layer of MTJ 354 to become parallel with reference layer which would result in write (1) or (0) operation depending on naming conventions. Verify (1) operation is also performed in the same bias conditions.

Unlike the situation where a logic low (0) is written, when a logic high (1) is written, low voltage was placed on the bit line and a high voltage was placed on the source line. During the verify operation for this write operation, unlike in past devices, a low voltage is also placed on the bit line while a low voltage is also placed on the source line. This is exactly the opposite of prior devices, and may provide for faster verify operations. Moreover, because write (1) and verify (1) operations are performed under the same polarity, such verify operations do not result in a disturb condition, since the bit line and source line does not need to change to opposite polarities when transitioning from a write operation to a verify operation. The bit line remains at a low voltage for both write and verify. Likewise, the source line remains at high voltage for both write and verify, although the voltage level itself should be lower than the voltage level on the source line during the write operation.

FIG. 4 shows bipolar memory device 400. The basic operation of bipolar memory device 400 during read, write, and verify operations has already been discussed in connection with FIGS. 3A and 3B. The operation of the control logic used to perform the read, write, and verify operations will be discussed in the context of FIG. 4.

Bipolar memory device 400 further includes control logic 414 coupled to source line 408. Moreover, bipolar memory device 400 includes control logic 416 coupled to bit line 410. Control logic 414 and 416 may comprise sense amplifier, bias circuits and program latches. As can be seen in FIG. 4, control of the logic levels placed on the source line 410 and bit line 408 can be implemented by coupling one or more bias circuits to each of the source and bit lines, respectively.

During write operations, bias circuits coupled to bit line 408 and source line 410 drive the voltage on bit and source lines as described in FIGS. 3A and 3B. The configuration of bias circuits to drive voltages is known to those having ordinary skill in the art. Moreover, sense amplifiers coupled to source and bit lines may be used to ascertain the logic level written to MTJ 404 during read and verify operations.

During write and verify operations, program latch coupled to bias circuits may be used to determine the voltages to be placed on source and bit lines. That is program latch determines that logic high (1) should have been written to MTJ 404 during the previous write cycle. Bias circuits would then drive source line high and bit line low as described in FIG. 3B to perform write (1) and verify (1) operations.

Bias circuits may optionally include trim circuits. Trim circuits perform a variety of functions. First, during verify (0) operation, trim circuits may reduce the voltage or the time that the voltage is applied for verify operation. That is because verify operation should be performed more stringently than read operation. Thus, trim circuits perform guard banding functions during verify operation. Moreover, verify (1) operation occurs at an opposite polarity to read operation. Thus, trim circuits may flip the voltage as applied during normal read operation in order to perform verify (1) operation. Because verify (1) operation as described in FIG. 3A results in voltage drop across select transistor, trim circuitry may also increase the voltage on source line as compared to the voltage applied to bit line during verify (0) operation. Thus, trim circuits trim the voltages applied to source and bit lines as necessary to perform verify operations. Either sense amplifier 414 on source line 408 or sense amplifier 416 on bit line 410 may be then be used to determine the logic level written to MTJ 404.

Designers of bipolar memory devices also commonly adjust trim circuits during testing to ensure proper operation of bipolar memory devices in the field. Typically, trim circuits are adjusted for process variation and temperature effects (PVT) to ensure that source and bit lines are driven to proper voltages. Moreover, trim circuits may be adjusted so that currents through bipolar memory devices to not damage components of bipolar memory devices such as select transistors and bipolar memory elements. Thus, trim circuits may be used to increase yields of bipolar memory devices after fabrication of a bipolar memory device.

FIG. 5 shows an alternative embodiment for exemplary bipolar memory device 500. The basic operation of bipolar memory device 500 during read, write, and verify operations has already been discussed in connection with FIGS. 3A and 3B. The operation of control logic and mux for performing the read, write, and verify operations will be discussed in the context of FIG. 5.

Bipolar memory device 500 further includes mux 514 coupled to source line 508 and bit line 510. Moreover, bipolar memory device 500 includes control logic 516 coupled to mux 514. Control logic 516 may comprise sense amplifier, bias circuits and program latches.

Control of the logic levels placed on the source and bit lines can be implemented with a single sense amplifier that is multiplexed, as is shown in FIG. 5. The select input to Mux 514 is the value being written to the MTJ 504 during the write operation that was in the program latch. Thus, during write and verify operation, mux 514 selects whether bit line or source line should be driven high by bias circuits in control logic 516. Thus, for example bias circuits in control logic 516 cause bit line to be driven high during write (0) operation and source line to be driven high during write (1) operation.

As described in the context of the embodiment shown in FIG. 4, the device should compensate for the fact that verification of a write logic level high (1) operation will result in the bit and source lines having opposite polarity than what is used during a read operation. Such compensation can be implemented by offsetting the voltage/current reference during a verify logic level high (1) operation, for example via bias circuits having trim circuits. This allows for compensation for the logic levels on the bit and source lines during a normal read operation. The write verify operation for a logic level high (1) will need to pass through a transistor whereas a normal read operation the bit line is driven high and thus voltage is not lost across the transistor. Alternately this compensation can also be implemented by shifting or recentering the voltage/current reference window for a verification of both writing a logic level low (0) and a logic level high (1). This can be implemented by shifting both trip points of a logic level high and a logic level low during write verify operations.

Mux 514 may also be used to determine whether read operation should be performed by driving source line high or bit line high. As previously discussed, read operation is implemented similarly to verify operation. Thus, although described as performed with bit line high and source line low in FIG. 3A, read operation could also be performed with bit line low and source line high, similar to verify (1) operation of FIG. 3B. Mux 514 selects whether bit line or source line should be driven high based on a register bit. For example, if read operations are performed more accurately with source line high and bit line low, register bit could be set to enable bias circuits to drive source line high for read operations. Other considerations such as power and reliability may also be taken into account when setting register bit.

The above description and drawings are only to be considered illustrative of specific embodiments, which achieve the features and advantages described herein. Modifications and substitutions to specific process conditions can be made. Accordingly, the embodiments in this patent document are not considered as being limited by the foregoing description and drawings. 

We claim:
 1. An apparatus for writing data to a memory device, the apparatus comprising: a memory cell coupled between a bit line and a source line, wherein the memory cell comprises a bipolar memory element and a select transistor; wherein the bipolar memory element is operable to be coupled to the bit line; and wherein the select transistor is operable to be coupled to the source line, and wherein further the memory cell is operable to store a data bit of a write operation into the bipolar memory element responsive to application of a first differential voltage across the bit line and the source line to supply a current to write the data bit into the memory cell, wherein the first differential voltage comprises a first polarity if the data bit is a logic high, and wherein the first voltage differential comprises a second polarity if the data bit is a logic low and wherein further the memory cell is operable to be read during a verification of the data bit responsive to an application of a second differential voltage across the bit line and the source line, wherein the second differential voltage is the first polarity if the data bit is a logic high, and wherein the second differential voltage is the second polarity if the data bit is a logic low.
 2. The apparatus of claim 1, wherein the bipolar memory element is selected from a group consisting of: a memresistor, chalcogenide glass, and a magnetic tunnel junction.
 3. The apparatus of claim 1, further comprising: a first bias circuit; and a second bias circuit, wherein the first bias circuit is coupled to the source line and wherein the second bias circuit is coupled to the bit line and are operable to apply the first voltage differential.
 4. The apparatus of claim 1, further comprising: a first bias circuit; and a second bias circuit, wherein the first bias circuit is coupled to the source line and wherein the second bias circuit is coupled to the bit line and are operable to apply the second differential voltage.
 5. The apparatus of claim 1, further comprising: a sense amplifier operable to detect a logic level corresponding to the data bit in the bipolar memory element prior to the verifying.
 6. The apparatus of claim 1, further comprising: a trim circuit operable to reduce the second differential voltage during the verification.
 7. The apparatus of claim 1, further comprising: a trim circuit operable to reduce an amount of time during which the second differential voltage is applied.
 8. The apparatus of claim 7, wherein the second differential voltage is of opposite polarity to a voltage differential applied during a read operation.
 9. The apparatus of claim 1, further comprising: a program latch; a multiplexer; and a bias circuit, wherein the bias circuit is coupled to the multiplexer, wherein the multiplexer is coupled to the source line and the bit line, wherein the first voltage differential is applied with the bias circuit, and wherein the multiplexer is operable to drive a polarity of the first voltage differential based on a value of data in the program latch.
 10. The apparatus of claim 1, further comprising: a program latch; a multiplexer; and a bias circuit, wherein the bias circuit is coupled to the multiplexer, wherein the multiplexer is coupled to the source line and the bit line, wherein the second voltage differential is applied with the bias circuit, and wherein the multiplexer is operable to drive a polarity of the second voltage differential based on a value of data in the program latch.
 11. The apparatus of claim 10, further comprising: a sense amplifier, wherein the sense amplifier is coupled to the multiplexer, and wherein the sense amplifier is operable to detect a logic level corresponding to the data bit in the bipolar memory element.
 12. An apparatus for writing data to a spin-transfer torque magnetic memory (STT-MRAM) device, said apparatus comprising: a memory cell coupled between a bit line and a source line, wherein the memory cell comprises a bipolar memory element and a select transistor, wherein further the memory cell is operable to store a data bit of a write operation into the bipolar memory element responsive to application of a first differential voltage across the bit line and the source line to supply a current to write the data bit into the memory cell, wherein the first differential voltage comprises a first polarity if the data bit is a logic high, and wherein the first voltage differential comprises a second polarity if the data bit is a logic low, and wherein further the memory cell is operable to be read during a verification of the data bit responsive to an application of a second differential voltage across the bit line and the source line, wherein the second differential voltage is the first polarity if the data bit is a logic high, and wherein the second differential voltage is the second polarity if the data bit is a logic low.
 13. The apparatus of claim 12, wherein the bipolar memory element operable to be coupled to the bit line, and wherein the select transistor operable to be coupled to the source line.
 14. The apparatus of claim 12, wherein the bipolar memory element is selected from a group consisting of: a memresistor, chalcogenide glass, and a magnetic tunnel junction.
 15. The apparatus of claim 13, further comprising: a first bias circuit; and a second bias circuit, wherein the first bias circuit is coupled to the source line and wherein the second bias circuit is coupled to the bit line and are operable to apply the first voltage differential.
 16. The apparatus of claim 13, further comprising: a first bias circuit; and a second bias circuit, wherein the first bias circuit is coupled to the source line and wherein the second bias circuit is coupled to the bit line and are operable to apply the second differential voltage.
 17. The apparatus of claim 12, further comprising: a sense amplifier operable to detect a logic level corresponding to the data bit in the bipolar memory element prior to the verifying.
 18. The apparatus of claim 12, further comprising: a trim circuit operable to reduce the second differential voltage during the verifying.
 19. The apparatus of claim 12, further comprising: a trim circuit operable to reduce an amount of time during which the second differential voltage is applied during the verification.
 20. An apparatus for writing data to a memory device, the apparatus comprising: a memory cell coupled between a bit line and a source line, wherein the memory cell comprises a bipolar memory element and a select transistor; the bipolar memory element operable to be coupled to the bit line; and the select transistor operable to be coupled to the source line, wherein writing a data bit into the bipolar memory element of the memory cell comprises: applying a first differential voltage bias across the bit line and the source line provided the data bit is a first logic value; and applying a second differential voltage bias across the bit line and source line provided the data bit is a second logic value, wherein the second differential voltage bias is opposite in polarity to the first differential voltage bias; and verifying the data bit of the memory cell, the verifying comprising: reading the data bit of data from a latch; and applying either the first or second differential voltage bias across the bit and the source line depending on the logic value of the data bit.
 21. The apparatus of claim 20, wherein the applying of the verifying further comprises: applying the first differential voltage bias across the bit and the source line provided the data bit is the first logic value; and applying the second differential voltage bias across the bit and the source line provided the data bit is the second logic value. 